Transient Signal Analysis (TSA) is a parametric device resring rechnique based on the analysis of dyMmic (rranrienr) current (iDDr) drawn by the core logic j m m rhe power supply pads in a CMOS digirnl circuit. In previous work, we develop a resf pmcedure rhor can be used both ro derecr signnl variarions caused by defects and ro obruin delay infomarion in de/ecr/ree chips. Phase spectra of transient signals obrained using discrete Fourier rransform are shown ro rrack parh delays o/defecrYree chips under a wide range of process variarions. Howeves in recenr work, we were able IO demonsrrare rhrough simulation experimenrs incorporating deep submicron transistor models, a circuit design and path sensirizarion scenario in which our exisring TSA method is nor able ro yield accurare predicrions ofpath deluys. More specifically, a circuir composed of rwo invener chains consrrucred wirh widely vaving rranrisror sizes was shown 10 produce path delays rhur were weakly correlared acmss a set of worsr cme process models. In rhis papes an alremarive waveler-based analysis o/ iDDr waveforms is shown ro improve rhe accuracy ofpredicting multiple path delays under rhese condirions.
Introduction
The unique attibute of power supply transient (ioDT) signals to capture the parametric charactenstics of the underlying logic circuit enables the development of altemative defect-oriented testing methods. The most important information contained in the iDDT signals is the functional and delay characteristics of sensitized logic paths. The use of power supply transient signals as a means of estimating path delay characteristics has several advantages. First, these signals can be used to detect delay faults introduced by resistive shorting and open defects that are traditionally not targeted by stuck fault based methods. Second, the global observability provided by the power supply transient signals permits delay to be estimated without the need to sensitize paths to observation points such as primary outputs or scan-latches. Third, the supply transients potentially provide a rich source of parametric information about the chip. In recent work, the TSA tecbnique was evaluated under deep Pcnnission lo makc digital or hard copics of all or part of this work for Personal or classroom usc is grvntcd without fce providcd that copies arc not made or distributcd for profit or commcrcial advantage and that capics bcar this noticc and the full citation on the first pagc. To copy othcwisc, lo rcpublirh. to post on scrvcrs or to redistnbutc to lists. 
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submicron process conditions using a circuit design that incorporates gates with widely varying transistor sizes (W& ratios) [4] . It was discovered that deep submicron variations in process parameters weaken the correlation of delay across logic paths on the same chip. Given the relationship between the delay characteristics of a logic path and iDDT is cause-effect, the reduction in path correlation on the same chip reduces the correlation of iDDTs across chips. Since our delay prediction strategy is based on correlation analysis of iDDTs across chips, it is not able to accurately track all path delays under test sequences that sensitize multiple paths. The limitation of our Fourier phase-based method derives from its focus on the analysis of a single attribute of the iDDT waveform --its width. However, embedded within the iDDT waveform are other features that can be analyzed as a means of improving the accuracy of predicting multiple independent path delays. The additional dimension of signal decomposition provided by the wavelet transform makes it better suited than the Fourier transform for the extraction and processing of these alternative iDDT waveform features.
In tlus paper, a set of circuit models incorporating deep submicron process variations and widely varying transistor sizes are simulated to demonstrate the limitations of Fourier analysis for estimating multiple path delays. A wavelet-based analysis is shown to overcome these limitations by providing an extra &men-sion of "time based" information. The objective of this paper is to compare the computational complexiry and accuracy of delay estimation methods based on a discrete Fourier transform (OFT) and a wavelet transform (WT).
The rest of this paper is organized as follows. Section 2 describes related work. Section 3 presents d e d s of the simulation experiments. Section 4 evaluates the characteristics of the iDDT signals under various process models and defines the problem. Sections 5 and 6 describe the path delay estimation procedures and results using Fourier and wavelet analysis. respectively. Section 7 analyzes the computational complexity of the two approaches. Section 8 presents our conclusions.
Background
The literature contains a wide range of publications on the application of wavelet transform ranging from seismic and biomedical image processing to electronics. Papers related to the latter topic include the following. Santoso el al. [5] [6] applied the WT to detect and localize disturbances in elecrric power lines. Figure 1 shows the layout of the test circuit used in the simulation experiments. The layout consists of two paths implemented using chains of inverters. The heads of the two paths are labeled "Fast Path Input" and "Slow Path Input" in Figure 1 . The fast path is composed of transistors with WIL ratios ranging from 2 to 5 for n-MOS and 4 to 10 for p-MOS while the slow path is composed of minimum sized transistors with W/L ratios of 1.5. The inverters along both paths fanout to as many as three other inverters in addition to the next inverter in the path. The purpose of using various transistor sizes and loading conditions is to introduce diversity in the iDDT The process models are derived from a set of MOSIS specifications for TSMC's 0.25pm process [SI. Each of the specifications include lot-averaged conductor RC parasitics and BSlM modeling parameters derived from test structure measurements. We had 14 such data sets available. These data sets were used to configure a set of technology files for the SPACE extraction tool 191 and the corresponding SPICE simulation models were extracted from the layout. These parameter values represent worst case values because they were obtained from wafer lots fabricated over a period of several years.
Simulation Experiment Design
The test stimulus drives both paths simultaneously, as a means of representing the more common multi-path signal propagation model. Since the supply grid is unified, the iDs signals generated by the inverters along both paths superimpose in a composite-ioDT curve. Figure 2 shows a simplified logic level representation of the inverter chains (without the fanout branches). The iDs curves shown beside each inverter represents the spatial distribution of transient current drawn by the corresponding inverter from the VDD rail. The curves labeled iDDTfp and iDDTsp represent the current transients generated by fast and slow paths respectively. when these paths are sensitized separately. The curve labeled iDDT on the right is the waveform that is generated when both paths are sensitized simultaneously. The width of iDDTrp. denoted by w-iDDTsp in Figure 5 , is similar to the composite width w-iDDT (The widths are shown measured above the zero baseline in the figure). This indicates that the width of the composite-iDDT is defined by the slow path delay. However, the larger amplitude iDDTfp introduces a sharp change in the composite-iDDT on its falling transition. The iDDTfp also decays before the iDDTsp and leaves a "Posterior-Bump" (or PoB) in the composite-i,,,
The time of occurrence of the PoB coincides with the end of iDDTfp and is a feature that can be used to obtain w-iDDTlp.
The above analysis suggests that a time domain analysis of the composite-iDDT is sufficient to estimate both w-iDDTfp and wiDDTsp. and the corresponding fast and slow path delays. However, the environmental noise (and EMI) and the parasitics present in a production test equipment make it difficult to obtain the iDDT waveform in its pure, core logic generated form. The ability to select and analyze specific frequency bands using the frequency domain representation of iDDT makes it attractive as a means of overcoming the test environment limitations. 
-jwd This expression indicates that irrespective of the shape and start time of the signal, any variation (scaling) in the i , , width can be tracked exactly by its phase spectrum. TSAs delay estimation procedure takes advantage of these properties by computing Phase Signature Waveforms (PSWs) from the Fourier phase spectra of iDDrs. A PSW represents the difference waveform obtained by subtracting the Phase spectrum of the iDDT measured in a test chip from that of a reference chip. Figure 6 shows the PSWs of 13 simulated chips, representing process models b through n , computed with respect to reference model a.
The area under the PSWs is computed within the desired frequency band (300-900MHz in Figure 6 ) to obtain a single quantity, referred to as PSWA. Figure I shows the cross correlation of PSWAs against the relative slow path delay. The correlation coefficient (CC) of 99.6% indicates that the relationship between the PSWA of iDDTrp and the correspnding path delay is linear. such as rising and falling edges, in the iDDT waveform. However, the iDDTs generated from chips with multiple, weakly correlated path delays require the tracking of several features, as discussed above in reference to Figure 5 . In this case, the accuracy of estimating both path delays using Fourier analysis is degraded since our procedure produces one quantity, a PSWA, where two are needed.
For example, Figure 8 plots the PSWAs of the compositeiDDT against the delay of [he fast (top) and slow (bottom) paths under dual path sensitization. The markings on the y axis corespond to the fast path PSWAs; the slow path data points have been shifted down to make it easier to distinguish between the two sets of points. The CC for each analysis are given as 98.8% and 68.2%, respectively. (The quantities inside the parenthesis represent the "ideal" CCs obtained from simulation experiments in which each of the paths are sensitized individually.) The singlepath tracking limitation of Fourier analysis is clearly reflected in this analysis, which shows that the PSWAs track the fast path delay more accurately than the slow path delay. n Eq. 5.
than that of iDDTsp, the composite-i,,, phase spectrum is weighed towards the phase spectrum of the fast path, yielding a better estimation of its delay.
In summary, Fourier analysis is capable of providing accurate estimates of path delays for cases in which the path delays remain correlated across regions of the chip (or when it is possible to sensitize one path at a time) [3]. If transistor dimensions vary widely, then the accuracy of estimating multiple path delays is reduced under Fourier analysis because of its inability to track multiple features of a signal simultaneously. Under such conditions, a wavelet transform (WT) can be used to improve prediction accuracy.
Path Delay Estimation using Wavelets
Time-frequency analysis, unlike Fourier analysis, partitions the time domain signal into smaller sections using localized window functions. Each section is decomposed into an alternate representation using Fourier basis functions (sinelcosines) or wavelets.
The advantages of time-frequency analysis over Fourier analysis are two fold. First, the ability to analyze frequency components in a specific time interval makes it an effective method for decomposing non-srarionory signals whose frequency content change over time. However, the frequency content of the gate IDS waveforms vary over a narrow frequency band, which suggests that iDDT waveforms are well characterized as stationary. Therefore this advantage of time-frequency analysis cannot be leveraged for delay estimation purposes in defect-free chips. (It is . .
noted that the frequency content of a defective gate's iDs typically occupies a lower andlor wider frequency band and consequently, this feature of time-frequency analysis may be useful for defect detection purposes). A second advantage of time-frequency analysis is the ability to localize events in time. This means it can provide frequency information localized to corresponding time intervals in a signal. The ability of time-frequency analysis to localize more than one feature in a signal makes it suitable for Time-frequency analysis based on the wavelet transform (WT) uses wavelet basis functions derived from a mother wavelet. sion for a continuous wavelet transform (CWT) of a signal x(t). The s parameter is the scaling factor and the T parameter is the translation factor (shift) that are applied to the mother wavelet, Yt,,(t). The factor s.i12 normalizes energy across the different scales. As s changes, the wavelet covers different frequency ranges, with larger values corresponding to small frequencies. The time localization center of the wavelet in the signal is changed through parameter T.
Proper selection of the mother wavelet plays an important role in the ability of a WT to extract signal features. Wavelets are generally categorized based on their compactness in the time and frequency domain and their smoothness. Wavelets that are characterized by sharp changes (less smooth) are more capable of tracking discontinuities or abrupt changes in a signal, whereas, wavelets with smooth curves are more capable of tracking the global features of the signal.
In this paper, we determine the iDDT feature extraction capabilities of two mother wavelets, Haar and Mexican-Hat. shown in Figure 9 . The Haar wavelet, denoted by h(t), is characterized by a sharp change in its shape. In contrast, the Mexican-Hat wavelet, denoted as m(t), is fairly smooth. The Haar wavelet inherently has good time localization, which suggests that it is better at locating The ability of the H a CWT to locate sharp changes in the iDDT waveform is exemplified by the inward tapering of the two funnelshaped dark regions towards the bottom of the plot. These time positions correspond to the starting and ending transitions of the fast path in the composite-iDDT (Figure lO(a) ). At higher scales, the dark region starts to broaden, and begins to track the more slowly changing features in the iDDT waveform. Figure 1O (c) plots the coefficients fors = 64, illustrating that the dark regions in the CWT actual correspond to the both local minima and maxima in the coefficients.
From these observations, it follows that the time interval between the minima and maxima at lower scales. denoted as t , , , . in Figure IO (c), should be well correlated with the fast path delay. Bear in mind that very low scale values correspond to frequencies that cannot be measured (at any significant amplitude) in the testing environment. For example, s=20 corresponds to a frequency band centered at SGHz. Therefore, any practical application must resmct scales to s>=SO (-2GHz). In spite of h s restriction, the s=82 scale yields the highest level of correlation (99.37%) with the fast path delays across the 14 process models. Figure 11 shows the scatterplot of t , , , . , i n versus the relative fast path delay. The scale s=82 corresponds to a frequency band centered around 1.2GHz. derived using Eiq. I. The computation of the CWT defined by Eq. 8 entails N2 multiplications and N2 additions, yielding a complexity of O(N2).
Note that a continuous wavelet transform is required (as opposed to a discrete wavelet transform (DWT)) because all time positions must be analyzed in order to adequately localize time events. Alternative, more efficient algorithms for computing the DWT are not useful because our analysis shows that the hest delay estimation is obtained at scales that are not dyadic. Moreover, the delay estimation accuracy is sensitive to the incremental shift in the wavelet (I ). Therefore, the complexity of wavelet transform for this procedure cannot he further reduced using efficient filtering algorithms applicable to DWT.
N -l (e) * 0 . 
Conclusions
This paper compares the prediction accuracy and complexity of Fourier and wavelet analysis techniques foi path delay estimation. Wavelet analysis of iDDT is more accurate than Fourier analysis for predicting multiple delays in custom circuits that incorporate paths constructed with transistors of widely varying widths. The cost of increased accuracy is increased computational complexity, O(N2) vs. O(N). respectively. Two wavelets, Haar and Mexican-Hat are investigated. Both wavelets track the fast path delays more accurately using lower scales (corresponding to -IGHz), while higher scales (-400MHz) more accurately track slower path delays. The Haar performs slightly better than the Mexican-Hat for slow path delay predictions.
